Usually flash solutions are considered to allow the highest conversion rate; this paper, however, presents a two-step design that has not been surpassed in sampling speed by any other monolithic 10-b A/D converter reported so far. With new circuit concepts in a fast bipolar technology, a conversion rate of 75 megasamples per second (MSPS) and an input bandwidth far beyond 200 MHz have been achieved with 2-W power consumption.
I. INTRODUmION
T HE rapid progress of digital video signal processing in professional imaging systems as well as in consumer-oriented TV and HDTV applications has brought about an increasing interest in monolithic 10-b video speed A/D converters. While earlier designs [1] , [2] preferred the well-established flash architecture, most recent developments deal with subranging methods. For resolutions above 8 b, flash A/D converters suffer from severe disadvantages. Not only the obviously large area and power dissipation, but also performance limitations due to high nonlinear input capacitance or signal distribution problems stimulated the development of monolithic multistage ADC's [3]- [7] .
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II. ARCHITECTURE
A conventional subranging architecture with a single sample-and-hold (S/H) cjrcuit and a 4-to 6.5-b partitioning between coarse (Ist ADC) and fine A/D-converter stage (2nd ADC) was employed (Fig. 1) . The key circuit in this structure is the S/H; its performance significantly influences nearly all conversion parameters, in particular the dynamic characteristics like SNR and harmonic distortion. In order to comply with standard and cost-effective bipolar processes, our S/H circuit was designed with n-p-n transistors only [8] , which in turn led to a fully differential structure. The idea of differential signal distribution was extended throughout the chip yielding high symmetry and noise immunky, both being of key importance when l-mV LSB'S concur with 75-MHz sampling 0018-9200/90/1200-1339$01.00 01990 IEEE Fig. 2 . Principle of the S/H circuit using a unity-gain amplifier with feedback in the hold mode.
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rate. To realize this concept, new differential circuits for the sub-ADC's and the combined DAC/subtracter had to be developed.
A low resolution of 4 b for the first ADC mainly has been chosen to reduce the matching requirements on the DAC. Only 16 stages have to match for a full accuracy of 10 b. As a drawback, a fast and low-power 96-level second ADC had to be realized. The relatively small overlap range for digital error correction (~16 LSB'S of 2nd ADC) proved itself sufficient. The correction logic as well as the clock generation circuit were left off chip in order to provide maximum flexibility in evaluating the test chip.
A differential reference voltage AV,~f is used to set both the input range of the 1st ADC and the LSB step of the DAC, thereby avoiding a gain difference between the 1st ADC and the DAC, which would result in missing codes when the error exceeds the overlap range [3] . Highly accurate matching of the DAC step to the input range of the second ADC is essential for linearity. The required control circuits use operational amplifiers and matched reference structures.
HI. CIRCUIT DESCRIPTION

A. Sample-and-Hold Circuit
The main element in the block diagram (Fig. 2) is a differential amplifier, which ideally provides unity gain between Vj. and VOU,. In the sample mode the amplifier charges the hold capacitor C~to the voltage P&t = Vi. with a time constant RPC~, where RP denotes the parallel connection of R~and Rout. When turning to the hold mode, the analog input voltage is switched off and the S/H output voltage is fed back to the input of the amplifier. Theoretically the droop rate is zero, if the gain is unity. In reality, an exact unity gain is not achievable and the amplification A will deviate from unity by a small amount of AA:
Neglecting the offset voltage VO~(see Appendix A), a simple differential equation describes the time dependency of VOU, as A14 Vout(t) = Vout(0) exp~t.
PH (3)
This means the time constant for discharging C~is l/AA times greater than the time constant for charging C~. With a high-gain single-ended amplifier and trimming of external resistors, this principle already was proposed in the early days of circuit integration [9] .
In practice, a deviation from unity gain of approximately 10-3 is reached, still somewhat too high to ensure a sufficiently low droop rate in combination with the short acquisition time of about 5 ns required for a 75-MSPS A\D converter. Therefore, by switching off the currents through the output emitter followers during the hold mode, the output resistance ROut is increased, yielding a ratio of approximately 10-G between the charging and the discharging time constants.
The realization of the circuit is shown in the simplified circuit diagram of Fig. 3 . The differential input signals (An, An) pass a level shifter with two different shift voltages depending on the operation mode, and are fed to one of a double differential pair with emitter degeneration (Ql, Q4). The hold capacitor is charged by emitter followers (Q5, Q6) placed at the differential pair's outputs. The improvement in acquisition time, bandwidth, and distortion compared to the values reported in [8] is mainly due to increased current, i.e., lower output resistance of these emitter followers. First, transistors Q3 and Q4 are added in the collector circuit in order to compensate for the nonlinear base-emitter voltage of Q1 and Q2. Then, by subtracting a base current 1~from the' emitter current of Q1 and Q2, the voltage across the emitter resistor is made equal to that across the collector resistor. Finally the current through the compensation transistors Q3 and Q4 is adjusted to lE by drawing an additional base current, so that VOUt is formed by exactly the same voltage drops as .. A remaining deviation from unity gain is caused by the load currents and by the difference between the input voltages of the compensation circuit (Q5, Q6) and the main circuit (Ql, Q2), causing a slight mismatch of the base currents.
With this circuit, a deviation from unity gain of about 10'3 was achieved, allowing a hold capacitor of only a few picofarads, which can easily be integrated. Furthermore, the compensation improves the linearity of the amplifier, resulting in low harmonic distortions. voltage range is simply defined by
B. DAC / Subtracter Circuit
The DAC stages and the AMP work on the same load resistors. Current switches controlled by the 1st ADC'S outputs now are used to either add or subtract sixteenths of the reference voltage range AV,e~to or from the amplifier's output voltage. Thus the desired operations of D/A reconversion and subtraction are achieved fully differentially.
Because of the high accuracy demands, the AMP is composed of 16 parallel stages; so the whole arrangement is built of 32 identical amplifiers. Again, several compensation circuits eliminate the influence of base currents, V~~nonlinearities, and Early effect. Consequently, the overall accuracy is mainly determined by matching of resistors R and does not depend on the absolute current value I-an obvious advantage with respect to temperature and supply sensitivity.
In order to achieve proper matching, all resistors in the DAC/subtracter are built from the same basic resistor element. Three effects are considered to have an impact on relative accuracy: geomet~, gradients of the sheet resistance, and variations in the polysilicon-metal contacts. All elements have been arranged in a cross-connected array in order to avoid first-order gradient effects, which would cause a large midscale nonlinearity. The linearity measurements (see Fig. 10 ) prove the DAC accuracy to be sufficient for a total integral nonlinearity of + 1 LSB.
C. Differential Flash ADC
Standard flash ADC'S directly compare the analog input voltage with reference voltages derived from a resistor string. This architecture is inherently unsymmetrical with respect to the inputs of the required comparator array and causes noise sensitivity. Together with the high and nonlinear input capacitance, this is one major reason for the performance degradation of conventional flash converters at high analog frequencies.
An interface circuit between a differential analog signal and a symmetrically operating comparator array is given in Fig. 6 . Basically this "differential reference ladder" (DRL) consists of a linear differential amplifier with two 'n=(n+:
These input levels can be regarded as comparator thresholds just like the reference voltages of a conventional flash converter. They are equidistant with the quantization step voltage (LSB) given by
Introducing RO allows independent variation of gain, quantization step, and emitter degeneration by means of resistor values RO, R, and RE. Gain A has been chosen unity to facilitate the V~~compensation by transistors Q1 and Q2. The LSB voltage (8) can be controlled via the total emitter current l.. This offers an opportunity for matching the differential input voltage range and the DAC-step 
($+%)R0=(:"3(R NR) ")
Using (6), this becomes ma 2AVref
7=7" (lo)
An identical current source controlled by the op-amp output supplies the DRL with a current of equal value 10, thus producing an LSB voltage matched to the desired input range of 2AVref.
So far base currents have been neglected. However, they cause a problem in high-resolution flash ADC'S [2], [10] : the linearity deviation of the reference voltages along a resistor string loaded with comparator inputs. This deviation is either quadratic or cubic in shape, depending on the comparators' input circuits (emitter followers or differential pairs, respectively). Compensation is possible only to some limited extent because of the strong temperature dependence of the base currents.
Our differential solution offers an important advantage, since the base currents cause only a linear deviation of the differential output voltages (Appendix B). This can be described by a correction term to the LSB voltage of (8) rent; in terms of converter performance, this results in a gain error rather than in nonlinearity. The dynamic behavior of the DRL is primarily governed by the time constant formed of total ladder resistance and comparator input capacitance. In order to allow 75-MSPS operation, the output voltages have to settle within a few nanoseconds. In the 4-b ADC, reasonable values of the ladder resistors guarantee sufficiently low settling times. Unfortunately, this is no longer possible with the larger 96-level 2nd ADC. The required low resistor values cannot be realized, even in aluminum, without high parasitic capacitances. We therefore implemented a two-stage solution for the 2nd ADC.
On principle, the IVl output voltages of a first DRL are suited to drive IVl further DRL's instead of the comparators. If any of these second DRL's provides Nz outputs, we get an overall resolution of N1 x Nz levels. According to that, our 2nd ADC utilizes a 24-tap reference ladder to drive 24 identical four-tap amplifiers. This partitioning has been chosen, as there exists an advantageous solution for such an amplifier (Fig. 8) . 
From the transfer characteristic
condition (15) becomes
R~VL~B2
Rx= VT "
Note that the resistor ratio R~\Rx uniquely determines the thresholds; particularly they are independent on tail current 11, thus avoiding the need for gain matching of the DRL and amplifier stages. Besides, deviations from (14) are not very critical; they do not add up to degrade the integral nonlinearity, because every second comparator (B and D) automatically has the correct threshold voltage. As the main advantage, however, the amplifiers need not be linear. High gain is possible, thus allowing operation at relatively low LSB values. Amplification of the DAC/subtracter output signal by a factor of 4 is sufficient.
IV. EXPERIMENTAL RESULTS
The converter has been realized as a 4.8X 4.2 mm2 chip (Fig. 9 ) in a self-aligned bipolar technology with 7-GHz~T and 1.5-P m emitter width, mainly employed for digital circuits [11] . Additionally, lateral p-n-p transistors and polysilicon resistors and capacitors have been used. Fig. 10 demonstrates the integral nonlinearity at 75 MSPS. Although for + 500-mV input the LSB voltage is only 1 mV, nonlinearity remains in the~1-LSB range. This particularly proves the accuracy of the DAC/subtractor and the linearity of the S/H. A code density test with a l-MHz sine wave sampled at 50 MSPS shows that the differential nonlinearity stays below + 0.5 LSB without any missing codes (Fig. 11) . . The results of beat frequency tests at 75 MSPS are given in Fig. 12 . Digitizing a 74.8-MHz full-scale analog signal demonstrates the S/H's outstanding capability of handling fast input signals, whereas operation at inputs near half the sampling frequency (37.65 MHz) makes great demands on nearly all circuit parts. Effective resolution and harmonic distortion (Fig. 13) are measured by an FFT of the output data when sampling a full-scale sine wave. At low input frequencies the effective resolution is determined by a rather constant nonharmonic SNR of 56.5 dB, yielding nine effective bits up to 5 MHz. Above that frequency, both harmonic distortions and noise cause a slight roll-offi more than eight effective bits, however, are still obtained at 50-MHz inputs. Table I summarizes the main characteristics of the converter.
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V. CONCLUSIONS
This subranging A/D converter employs conventional architecture, but new"fully differential circuit technique; it demonstrates that in the 10-b range a two-step approach is able to be superior to flash solutions in conversion performance and power dissipation without any sacrifice in sampling speed. Several new circuits, in particular a novel all-n-p-n sample and hold, a differential DAC combined with a subtracter, and fully differential sub-ADC's are proposed. The design makes extensive use of element matching and compensation techniques. Although realized in a standard digital high-speed bipolar process, it has proven the possibility of accurate 10-b A/D conversion at both high sampling rate and input frequency. 
'Xp RpCHt -AA Neglecting VOff, one arrives at (2) and (3). It is easily seen that the time constant in the hold mode is increased by l/AA and theoretically reaches infinity for AA~O. 
The difference (A8) describes a linear deviation; a comparison with (7) shows the equivalence with an LSB value enlarged by N~~.
2) Differential Pairs: As indicated in Fig. 14 
( )
AV~=-n-~(NR+2Ro)I~(A1O)
only causes an expansion of the LSB value by (NR + 2RO)IB.
